



ELECTRONICS, INC.
 44 FARRAND STREET
 BLOOMFIELD, NJ 07003
 (973) 748-5089
<http://www.nteinc.com>

NTE74HC240 & NTE74HC244 Integrated Circuit TTL – High Speed CMOS, Octal Buffer/Line Driver with 3–State Outputs

Description:

The NTE74HC240 (Inverting) and NTE74HC244 (Non-Inverting) are 3–state buffers in a 20–Lead DIP type package that utilizes advanced silicon–gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits. Both devices have active–low output enables.

Features:

- Typical Propagation Delay: 8ns
- Wide Power Supply Range: 2V to 6V
- High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5V$
- 3–State Outputs
- Buffered Inputs
- High–Current Bus Driver Outputs
- Fanout (Over Temperature Range):
 Standard Outputs . . . 10 LS–TTL Loads
 Bus Driver Outputs . . 15 LS–TTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LS–TTL Logic ICs

Absolute Maximum Ratings: (Note 1, Note 2)

Supply Voltage, V_{CC}	–0.5 to +7.0V
Clamp Diode Current, I_{IK} , I_{OK}	±20mA
DC Drain Current (Per Output), I_{OUT}	±35mA
DC Output Source or Sink Current (Per Output), I_{OUT}	±25mA
DC V_{CC} or GND Current (Per Pin), I_{CC}	±70mA
Maximum Junction, T_J	+150°C
Storage Temperature Range, T_{stg}	–65°C to +150°C
Typical Thermal Resistance, Junction–to–Ambient, R_{thJA}	69°C/W
Lead Temperature (During Soldering, 10sec), T_L	+300°C

Note 1. Absolute Maximum Ratings are those values beyond which damage to the device may occur.
 Note 2. Unless otherwise specified, all voltages are referenced to GND.

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	2.0	–	6.0	V
DC Input or Output Voltage	V_{IN}, V_{OUT}	0	–	V_{CC}	V
Operating Temperature Range	T_A	–40	–	+85	°C
Input Rise or Fall Times $V_{CC} = 2.0V$	t_r, t_f	–	–	1000	ns
$V_{CC} = 4.5V$		–	–	500	ns
$V_{CC} = 6.0V$		–	–	400	ns

DC Electrical Characteristics:

Parameter	Symbol	Test Conditions	V_{CC}	$T_A = +25^\circ C$		$T_A = -40^\circ \text{ to } +85^\circ C$		Unit
				Typ	Guaranteed Limits			
Minimum HIGH Level Input Voltage	V_{IH}		2.0	–	1.5	1.5	V	
			4.5	–	3.15	3.15	V	
			6.0	–	4.2	4.2	V	
Maximum LOW Level Input Voltage	V_{IL}		2.0	–	0.5	0.5	V	
			4.5	–	1.35	1.35	V	
			6.0	–	1.8	1.8	V	
Minimum HIGH Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OUT} = -20\mu A$	–	V_{CC}	$V_{CC}^{-0.1}$	$V_{CC}^{-0.1}$	V
			$I_{OUT} = -6mA$	4.5	4.2	3.98	3.84	V
			$I_{OUT} = -7.8mA$	6.0	5.7	5.48	5.34	V
Minimum LOW Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OUT} = 20\mu A$	–	0	0.1	0.1	V
			$I_{OUT} = 6mA$	4.5	0.2	0.26	0.33	V
			$I_{OUT} = 7.8mA$	6.0	0.2	0.26	0.33	V
Maximum Input Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	–	± 0.1	± 1.0	μA	
Maximum Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0\mu A$	6.0	–	8.0	80	μA	
3-State Leakage Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL}	6.0	–	± 0.5	± 0.5	μA	

AC Electrical Characteristics: ($t_r = t_f = 6ns$, $C_L = 50pF$ unless otherwise specified)

Parameter	Symbol	Test Conditions	V_{CC}	$T_A = +25^\circ C$		$T_A = -40^\circ \text{ to } +85^\circ C$		Unit	
				Typ	Guaranteed Limits				
Propagation Delay (Data to Outputs) NTE74HC240	t_{PHL}, t_{PLH}		2.0	–	150	125	ns		
			4.5	–	20	25	ns		
			$C_L = 15pF$	5.0	8	–	–	ns	
				6.0	–	17	21	ns	
			NTE74HC240		2.0	–	110	140	ns
					4.5	–	22	28	ns
				$C_L = 15pF$	5.0	9	–	–	ns
					6.0	–	19	24	ns
Output Enable and Disable Times	t_{THL}, t_{TLH}		2.0	–	150	190	ns		
			4.5	–	30	38	ns		
			5.0	12	–	–	ns		
			6.0	–	26	33	ns		

AC Electrical Characteristics (Cont'd): ($t_r = t_f = 6\text{ns}$, $C_L = 50\text{pF}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	V _{CC}	T _A = +25°C		T _A = -40° to +85°C		Unit
				Typ	Guaranteed Limits			
Output Transition Time	t _{THL} , t _{TLH}		2.0	-	60	75	ns	
			4.5	-	12	15	ns	
			6.0	-	10	13	ns	
Maximum Input Capacitance	C _{IN}		-	-	10	10	pF	
Maximum 3-State Output Capacitance	C _{OUT}		-	-	20	20	pF	
Power Dissipation Capacitance NTE74HC240 NTE74HC244	C _{PD}	Note 3	5 5	- -	38 46	- -	PF pF	

Note 3. C_{PD} is used to determine the dynamic power consumption, per channel.
 $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, f_O = Output Frequency,
 C_L = Output Load Capacitance, V_{CC} = Supply Voltage.



